Good News Everybody!
The new search engine is LIVE!
Please report any problems to david (at) midrange.com.
|
By the way, for further insight into the SELxx instructions, look at the following RISC disassembly on V5R3 of the procedure "llabs" in module "QC2ABS" in service program "QSYS/QC2UTIL2". This little procedure simply receives a values in GPR4 and returns its absolute value in GPR3: CMPI 0,1,4,0 NEG 0,4 SELRR 0,0,4,36 ORI 3,0,0 BCLR 20,0 Here it appears that AS/400 exception bit "36" is a copy of a standard PowerPC bit in condition register 0 (Positive, Negative, or Zero).
As an Amazon Associate we earn from qualifying purchases.
This mailing list archive is Copyright 1997-2026 by midrange.com and David Gibbs as a compilation work. Use of the archive is restricted to research of a business or technical nature. Any other uses are prohibited. Full details are available on our policy page. If you have questions about this, please contact [javascript protected email address].
Operating expenses for this site are earned using the Amazon Associate program and Google Adsense.
midrange.com
