|
Does PowerRC re-order instructions at execution? If so, is comparing RISC disassemblies between OPM and ILE a reliable arbiter of efficiency or not? Can the ILE compilers advise the translator on things like, "this branch condition will probably test true more often than false" or "execution at this branch target can overlap with another instruction"? If so, might an "NMI programmer" write better optimized code? +--- | This is the MI Programmers Mailing List! | To submit a new message, send your mail to MI400@midrange.com. | To subscribe to this list send email to MI400-SUB@midrange.com. | To unsubscribe from this list send email to MI400-UNSUB@midrange.com. | Questions should be directed to the list owner/operator: dr2@cssas400.com +---
As an Amazon Associate we earn from qualifying purchases.
This mailing list archive is Copyright 1997-2024 by midrange.com and David Gibbs as a compilation work. Use of the archive is restricted to research of a business or technical nature. Any other uses are prohibited. Full details are available on our policy page. If you have questions about this, please contact [javascript protected email address].
Operating expenses for this site are earned using the Amazon Associate program and Google Adsense.