× The internal search function is temporarily non-functional. The current search engine is no longer viable and we are researching alternatives.
As a stop gap measure, we are using Google's custom search engine service.
If you know of an easy to use, open source, search engine ... please contact support@midrange.com.


  • Subject: how is northstar chip "geared down"?
  • From: "Steve Richter" <srichter@xxxxxxxxxxxxx>
  • Date: Fri, 4 May 2001 12:51:29 -0400

Continuing Nathan's much appreciated and justified points on raw code execution speed on the iseries...
 
Some of the posts site chip speeds of the northstar chip as 200, 252 and 262 mhz and that some models are "geared down" to approximate performance of preceeding models.
 
What does "geared down" mean?
 
Is the 200, 252 and 262 mhz speed slowed to 50, 100?
 
Are there methods other that L1, L2 cache and the stated chip mhz rates that ibm uses to limit the cpu speed of the system? Is there a bus speed like the one on a pc?
 
Does cfint have a hardware twin?
 
Is the MULIC? tape still used?
 
Will there be any sessions at the upcoming common that address the technical means by which ibm slows down its systems and discuss possible countermeasures that a user could employ to run THEIR system at full speed?  Have there ever been any such sessions?
 
Steve Richter
 
 

As an Amazon Associate we earn from qualifying purchases.

This thread ...


Follow On AppleNews
Return to Archive home page | Return to MIDRANGE.COM home page

This mailing list archive is Copyright 1997-2024 by midrange.com and David Gibbs as a compilation work. Use of the archive is restricted to research of a business or technical nature. Any other uses are prohibited. Full details are available on our policy page. If you have questions about this, please contact [javascript protected email address].

Operating expenses for this site are earned using the Amazon Associate program and Google Adsense.