Re: MI Entry Points -- MI400

Good News Everybody!

The new search engine is LIVE!

Please report any problems to david (at) midrange.com.

Subject: [MI400] Re: MI Entry Points
From: Gene_Gaunt@xxxxxxxxxxxxxxx
Date: Fri, 7 Mar 2003 17:21:08 -0500
List-archive: <http://archive.midrange.com/mi400>
List-help: <mailto:mi400-request@midrange.com?subject=help>
List-id: MI Programming on the AS400 / iSeries <mi400.midrange.com>
List-post: <mailto:mi400@midrange.com>
List-subscribe: <http://lists.midrange.com/mailman/listinfo/mi400>,<mailto:mi400-request@midrange.com?subject=subscribe>
List-unsubscribe: <http://lists.midrange.com/mailman/listinfo/mi400>,<mailto:mi400-request@midrange.com?subject=unsubscribe>

I notice the same oddity on V5R1.  MI program begin execution on
instruction 1, regardless if the external entry point isn't instruction 1.

CPYNV X, 0;
BRK "AAA";
CPYNV X, 1;
BRK "BBB";
CPYNV X, 2;
ENTRY  E  (L)  EXT;
CPYNV X, 3;
BRK "CCC";
CPYNV X, 4;
RTX *;
DCL DD X AUTO BIN(4);

The debug breakpoint sequence is AAA, BBB, CCC.

Why is it not CCC only?

This mailing list archive is Copyright 1997-2026 by midrange.com and David Gibbs as a compilation work. Use of the archive is restricted to research of a business or technical nature. Any other uses are prohibited. Full details are available on our policy page. If you have questions about this, please contact [javascript protected email address].

Operating expenses for this site are earned using the Amazon Associate program and Google Adsense.